




Figure_1




that the start of the first that the start the start of the start that the start the start




Figure_3






serial & parallel ports, timers, coprocessor interface, I/O bus (host) interface, etc. */




Figure_6


150




Ōĵ










Figure_7C




Figure_7D







Figure_10



2..

4.20 4.6... 27 "Th" "21 "15" 16 4.6... 4.2.0 4.5... 17" "21 4.6... 17" 18... 1




DIEPSTRATEN 19-5-5

Figure_11

600	602	603 6	04	605		•
SKPx	0 0 1	Test Operation	C-group		Mask Value	:
SKRP i	f any bits =1	0 0 0	0 0	AFLALE flag va	lues	
SKEZp if all bits =0		0 0 1	0 1	EVENESation events (pre-Event Mask)		
SKEOp if all bits =1		0 1 0	1 0	DBIssy-order byte of data bus		
SKERP if both 0s & 1s		0.11	1 1	DEEgh-order byte of data bus		
SKEEp if Cgroup=Mask		1 1 0		•		608
610	602	612	613-			
VECTOR	R 0 0 1	1 1 1		Vector Base (address bits 16	6: <i>1</i>)
620	622		623-	624	•	525
SIGNAL	1 1 1	1 1 1	1 1	0 0 Ev	ent Number	Context Number
630	622	\	632		6	524
ACK	1 1 1	1 1 1	1 1	0 1 0	not used	Event Number
640	622	·,	642-		€	525
INIT	1 1 1	1 1 1	1 1	0 1 1	not used	Context Number
650	622	·	652-		553-	
STROBE	1 1 1	1 1 1	1 1	1 0 1	Cont	rol Function
		654— 655— 656—	SEIE	ar ACT bit EFG bit <u>&</u> r FG bit	0 0 0 0	0 0 1 0 1 0 0 1 1
		657 SLEEpin sleep 1 1 1 1				1 1 1



Figure_12





Figure_13

		678
670	Initialization Vectors	CS Word Addr
670	Context 0 Initialization Vector	0000
671	-Context 1 Initialization Vector	0004
672	Context 2 Initialization Vector	0008
673	-Context 3 Initialization Vector	000C
674	-Context 4 Initialization Vector	0010
675	-Context 5 Initialization Vector	0014
676	-Context 6 Initialization Vector	0018
677	-Context 7 Initialization Vector	001C

690-613 Vector Table in Control Store Vector Base Base (addr=0 mod 64) (from instruction word) 1-of-8 Handler for vectored event 0 681 branch Base + 8 words address Handler for vectored event 1 682 bits 16:7 692 Base +16 words Handler for vectored event 2 base | 683 event Base +24 words || 000 Handler for vectored event 3 684 Base +32 words address' Handler for vectored event 4 bits 6:4 685 694 Base +40 words Handler for vectored event 5 686 lowest, non-masked Base +48 words **Event Number** (from context controller) Handler for vectored event 6 687 Base +56 words Handler for vectored event 7 688 Base +64 words

רבון נונים על יונים וויים וויים וויים וויים וויים וויים וויים נויים וויים וויים וויים וויים וויים וויים וויים ביום נונים על יונים וויים וויים